



Fig. 1
Raid architecture











FIG. 3


FIG. 4







FILE 7. DIRECTOR BOARDED 1901







FIG 8

220
MEMORY
BOARD

FIG 8A







FIG.8C



CPU B V5.3/7

FIG 9





FIG 10

420

Receive Datapath



Message Bus Send Operation

FIG. 11A








FIG 11



Message Bus Send Operation Continued

FIG 11B



BIT POSITION

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
1	0	0	0	—	—	—	—	—	—	—	0	0	0	—	—	—

FIG 11C

BIT POSITION

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
0	1	0	0	—	—	—	—	—	—	—	0	0	0	—	—	—

FIG 11D

BIT POSITION

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
0	1	1	0	—	—	—	—	—	—	—	0	1	1	—	—	—

FIG 11E

BIT POSITION

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
1	1	1	1	—	—	—	—	—	—	—	1	1	0	—	—	—

FIG 11F

BIT POSITION

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
0	1	1	0	—	—	—	—	—	—	—	0	1	0	—	—	—

FIG 11G

descriptor

BYTES

COMMAND	COMPLETION STATUS	MESSAGE PAYLOAD	CRC
48'47	32'31	16'75	0

FIG 2A




FIG 2B

Message Bus Receive Operation

FIG. 12A





FIG 12

FIG 12A
FIG 12B

Message Bus Receive Operation Continued



F16 12B

616

618

Message Bus Acknowledgement Operation





FIG. 13

FIG 1AA

Xmit CPU flow



F1414B

Xmit Msg flow




FIG 15 A

Rec msg flow




FIG 15B

Rec cpu flow

